The paper presents a Current-Source Inverter (CSI) topology tailored for large multimegawatt wind turbine applications. The cable distance between the generator and the mains enables the realization of a significant portion of the DC-link inductance. In order to improve the efficiency and to allow the possible utilization of rugged inexpensive Thyristors, PWM modulation is not used in the main conversion chain. Unity fundamental power factor at the mains is guaranteed at any load condition while the 5th and 7th harmonics of the mains line currents are greatly reduced by choosing a proper nominal operating point for the turbine. 
Nomenclature α
Iγ (n) = n-th bilateral Fourier spectral component of the actual line current to be synthesized in the phase γ 
I. Introduction
ARGE multi-megawatt wind turbines will be more and more pervasive in the next future bringing stringent requirements on their energy conversion processes as well as on their operational costs. Reduced construction and life-cycle costs, low harmonic content in the line currents delivered to the mains, high-efficiency and reliability are all factors of prominent importance for such systems.
The paper proposes a topological solution suitable to satisfy these requirements based on a Current-Source Inverter (CSI) concept. The nature of the CSI topologies takes advantage of the inductance contribution present in the loop constituting the DC-link. As consequence this solution exploits the distance between the generator and the mains characterizing the wind turbines to realize a significant portion of the DC-link inductance. In order to improve the efficiency and to allow the utilization of rugged inexpensive semiconductors (Thyristors), the proposed solution avoids PWM modulation in the "Main Conversion Chain" (MCC). This solution adopts reduced cost topological sub-systems devoted to convert the total average power caught from the wind.
Other authors 1 have proposed a CSI topology based on a single phase-angle controlled thyristor bridge but such a solution requires compensating also the reactive power generated by the bridge in order to increase the fundamental power factor at the mains. As consequence the active compensator needs to be designed for significant current ratings and, in case of its failure, no possible alternative would exist to compensate the reactive power.
Conversely, the topological solution proposed here relies on two CSI bridges connected in series. Both are still controlled via the well-established phase-angle control technique but using exactly opposite control angles. This choice, together with other features, guarantees unity modulus of the fundamental power factor at all operating points of the turbine. Furthermore, proper design choices reduce the 5 th and 7 th harmonic of the mains line currents at the nominal operating point of the turbine simply using the MCC only.
The use of an active filter leads to further harmonic reduction in the line currents but, differently from the previously proposed solution 1 , it does not need to compensate for the reactive power at mains frequency. Failure of the filter does not prevent a-priori the system from operating at full power and from guaranteeing unity fundamental power factor, since this feature is intrinsic in the MCC itself.
The control methodology used for the active filter relies on a newly proposed technique whose basis has been introduced by the authors in a previous publication 7 . The controller relies on the real-time minimization of a proper time-varying functional, whose analytical limit for t → +∞ equals the average power of the current error as defined in the traditional signal theory. The methodology realizes true feedback in the current synthesis process, without any need to rely on off-line, open-loop, computations or on a-priori assumed waveforms. This is a key and distinctive feature when compared to different established solutions proposed by other authors in the past.
II. Overview of the Problem
The converters present in several existing wind turbines are based on classical Voltage Source Inverter (VSI) topologies and wound-rotor radial-flux asynchronous generators. Not rarely the generator and the needed VSI converters are located in the nacelle at the top of the tower leaving only the mains interconnection transformer at the ground level 2, 3, 5, 6 . A non-negligible reason for this arrangement lies in the need to minimize these stray inductances that would be otherwise harmful to the proper operation of the VSI type conversion chain. Such an arrangement renders the wind turbine expensive and difficult to maintain because several bulky and reliability-critical components (especially the DC-link capacitors) are required and they are located far from the ground level.
Furthermore in order to meet the power quality standards ( such as IEEE 519-1992 ) significant PWM modulation 2,3 is used in the main conversion chain, which is often rated for the totality of the generated power. This reduces the efficiency, mainly because of the switching losses, and enhances the stresses on the main switches ultimately increasing their likelihood of failure and the system life cycle-costs. The rapidly growing power ratings of the wind turbines simply aggravate these drawbacks
III. Proposed Topological solution
The authors propose in this paper an alternative current-source topology shown in Fig. 1 where the square boxes identify topological structures organized as the common three-phase bridge. The topology is based on a currentsource concept 8, 9 whose intrinsic nature takes advantage of the distance bridges between the generator and the mains and this feature is exploited indeed to realize a major portion of the needed DC-link inductance.
The total average power is converted by the two series-connected current-source inverters (B and C) independently supplied by the two equal secondaries of a Y-Y-Delta transformer. They are part of the Main L Conversion Chain (MCC) (drawn with gray background in Fig. 1 ) and are controlled by the well-known phasecontrol technique 8, 9 whose switching frequency equals the mains frequency (no PWM) thereby minimizing the switching losses. Only two power cables are needed between the nacelle and the ground and only a very reliable switch module (diode bridge A) is located at the top of the tower thereby reducing the weight of the nacelle and the overall maintenance costs.
The key point of the control is to operate the two inverters with opposite phase-control angles so that the fundamental power factor of the mains line currents at the transformer primary is guaranteed to be unity at any load condition. As consequence of this choice one of the two inverters must use fully controllable switches with bidirectional voltage blocking capability. Despite this necessity, and thanks to the absence of any PWM modulation, the use of inexpensive standard thyristors could be potentially possible in both inverters provided that well-known auxiliary commutation circuits were used in the bridge C (ASCI inverter for example). This reduces significantly the cost of the topology, renders it suitable for very high power wind turbines and improves its reliability due to the well-known ruggedness characterizing the use of thyristors.
It should be emphasized that the topology could operate isolated from the power grid even with bridge B using thyristors. The bridge C indeed could create enough voltage to allow the commutation of the thyristors at the expense of a reduction in the average power delivered to the load. Additionally it should be pointed out that the use of thyristors is simply desirable, not mandatory for the operation of the proposed topology. In the cases where the cost is not the absolute priority, both bridges B and C can employ fully controllable switches without any change in the control principle, but with the additional advantage that the topology can operate isolated from the power grid with better performance. 
IV. Design of the Main Conversion Chain
This section describes the particular design choices concerning the MCC leading to an improved spectrum of the mains line currents. In the following K_thyr and K_fc are defined as the ratios between the phase secondary voltage and primary line-to-line voltage for the secondaries connected to the thyristors and fully controllable inverter respectively.
The phase-control angle
is defined for the thyristor inverter according to the commonly used conventions 8, 9 . Idc represents the DC-link, current assumed ideally constant and Z n∈ is the harmonic order of the n-th spectral component in the bilateral Fourier spectrum. It can be proven straightforwardly that the complex Fourier coefficient C_Im(n) associated with the n-th spectral component of the phase a mains line current has the form shown in Eq. (1).
(1) Figure 2 shows the ratios 2ּ| C_Im(n) | / Idc computed from Eq. (1) for n = {5,7}, equal transformer secondaries characterized by K_thyr = K_fc = 1/sqrt (3) 4 allow a good utilization factor of the two bridges. It should be observed that the pitch control of the turbine blades usually keeps the generator at its nominal rotational speed 6 in a suitable range of wind speeds. This suggests that one must design the generator with as low stray inductance and resistance as possible. In this manner the output voltage undergoes reduced dependence from the output current and it is maintained close to its nominal value by the indirect action of the pitch controller. A specially designed axial-flux permanent magnet generator has been chosen as suitable solution capable of satisfying such a requirement.
The additional key design choice concerning the generator is the value of its nominal voltage. This value is chosen in such a way that the DC-link controller is forced to issue the values ±φ3 of the control angles to the bridges B and C at nominal mains voltage. In this manner the 5 th and 7 th harmonics in the line currents are intrinsically reduced as explained previously. In general any specific component of the MCC must be designed for the nominal operating point characterized by the values of the electrical quantities associated with the control angle φ 3. The DC-link current is regulated by means of variations of the phase-control angle φ . In the steady state such variations are small and occur around the nominal value φ 3. The DC-link current controller can be implemented very simply and cost-effectively by using a suitable PI regulator whose input is the error between the desired and actual DC-link current. Additionally, several PI regulators are available off-the shelf in the market helping to reduce the design costs. It is worthwhile to mention that only one current sensor located at the base of the tower may suffice, avoiding the need for additional sensors in the nacelle. Nevertheless the possible use of a sensor measuring the voltage directly at the output of the diode bridge (A), might certainly improve the dynamic of the DC-link current, provided that a more complex controller is used.
The proposed topology has been fully modeled in Simplorer / Simulink also with the goal to define the design of a 10 kW prototype currently under construction. The undesired harmonics are further reduced through an active harmonic compensator constituted by a VSI connected to the same secondary of the bridge C via series inductances of proper value. This VSI (drawn in green in Figure 1 ) is not part of the MCC and it does not deliver any active or reactive power at mains frequency. The active harmonic compensator uses fully controllable switches operating at frequency much higher than the mains frequency. These switches normally undergo higher dynamic stresses than those used in the MCC and belong to a type (usually an IGBT) less reliable than the Thyristor. Hence the active harmonic compensator is the sub-system most prone to fail. However, the proposed solution avoids that the possible complete loss of the harmonic compensator might impair the main functionality of the wind turbine. Indeed if the active harmonic compensator fails, it can be completely disconnected from the MCC which remains capable of operating at full power, with unity fundamental power factor and with reduced 5 th and 7 th mains line current harmonics. Obviously in this emergency case the spectrum of the mains line current is degraded. A properly connected diode rectifier allows the DC-link capacitor of the VSI harmonic compensator to act as snubber for the bridge C that does not commutate naturally while B does. This is the reason why the active harmonic compensator has been connected to the output of bridge C instead of B. In this manner the energy otherwise lost in other possible snubbing solutions is used to help in charging the DC-link capacitor.
V. Principles of the Variational Controller
Generally speaking the control technique used for the active harmonic compensator belongs to the PWM class of controllers but the switching instants and sequence of switching states for the VSI are determined by a carrierless approach based on the real-time minimization of the time-varying real functional 
Under the hypothesis that each line current is a bounded and alternating signal with period T, it can be observed straightforwardly that the limit of 
Such definite integral constitutes the average power of the periodic "error" signal i γ (t) -i γ _ref (t) as defined by the signal theory 10, 11, 12 and it can be expressed in the frequency domain via the Parseval's identity. Therefore Eq. (3) can be rewritten as Eq. (4), where α Iγ (n) and α Iγ_ref (n) are the n-th bilateral Fourier spectral components of i γ (t) and i γ _ref (t) respectively. The RHS of Eq. (4) can be interpreted also as the squared "distance" 15 -in the sense of the Euclidean norm -between the two infinite dimensional vectors whose elements are α Iγ (n) and α Iγ_ref (n). The synthesis of the i γ (t) capable of minimizing the average power expressed by the RHS of Eq (3) can be seen as a problem of calculus of variations with moving boundaries 14 , as the authors highlighted in a previous paper 7 . 
VI. True Feedback Algorithm for the Variational Controller
The proposed controller operates on a discrete-time basis, ruled by a proper clock signal having constant frequency f c = 1/T c selected to be suitably higher than the fundamental frequency of i γ _ref (t). At each clock event the controller computes the total time-derivative of Ψ (t) -shown in Eq. (5) -for each one of the 8 switching states allowed for the VSI. The switching state minimizing dΨ(t)/dt is selected as "optimal" for the current clock period and kept unchanged for the next T c seconds.
This switching state is defined as "optimal" because when the associated minimum of dΨ(t)/dt is negative, such state contributes to drive the functional Ψ (t) towards its absolute minimum with the greatest effectiveness possible. As the time progresses the sequence of "optimal" switching states is generated in real-time according to this selection criterion applied at each clock event.
When the overall operating conditions of the converter allow that sequence to render negative the average of the minima assumed by dΨ(t)/dt, then Ψ (t) converges to its absolute minimum asymptotically. Consequently, because of Eq. (3), the actual currents i γ (t) synthesized by the generated sequence of "optimal" switching states constitute the solutions (extremals) of the variational problems and ultimately track the references i γ _ref (t), γ ={a,b,c} as desired. The system dynamics must be necessarily included in the computation of dΨ(t)/dt. Indeed any switching state influences directly and only the VSI phase voltages via algebraic expressions reflecting the topological structure associated with such state. Conversely, because of the inductances in series to the VSI phases, the actual line currents derive from at least one level of time-integration performed on expressions involving those voltages. As consequence, a switching state selected at a specific clock instant t c can influence the line currents only for t > t c .
In order to consider these dynamics Eq. (5) is expanded in the form of Eq. (6) where the squared current error Esq γ (t) is defined by the brackets present in Eq. (5). As explained previously, the controller calculates dΨ(t)/dt via Eq. (6) at the instant t c triggered by a new clock event but, conceptually, this computed value of dΨ(t)/dt belongs to the NEXT clock instant t c +T c .
VII. Variational Controller applied to the Active Harmonic Compensator
Before applying the previously illustrated control technique to the active harmonic compensator used in the proposed topology it is necessary to determine the reference currents i γ _ref (t), γ ={a,b,c} constituting one of the controller inputs. In this case the currents i γ _ref (t) have fundamental frequency higher than the mains frequency because the harmonic compensator does not deliver any reactive power at mains frequency. Furthermore, the waveforms of i γ _ref (t) have discontinuous first-order time derivative and, in some time intervals, such derivative assumes very high values (steep slopes characterize these waveforms). This occurs because i γ _ref (t) must compensate the fast transitions present in the line currents at the output of the two CSI inverters B and C in the Main Conversion Chain.
By measuring the mains line currents and phase voltages at the transformer primary it is possible to compute the average power delivered to the mains which is clearly unaffected by the corrective action of the harmonic compensator. Hence it is straightforward to compute the purely sinusoidal mains line current i a_sin (t), i b_sin (t), i c_sin (t) that would deliver the same average power while having the desired phase displacement with respect to the mains phase voltages. In this case π [rad] is desired according to the conventional reference directions depicted in Figure 1 . The last step involves the knowledge of the transformer structure, its transformation ratios and the measured currents at the output of the bridges B and C. From this information it is finally possible to derive indirectly, via simple algebraic relationships, which are the corrective currents i γ _ref (t) that the harmonic compensator must synthesize to obtain i a_sin (t), i b_sin (t), i c_sin (t) at the mains.
The following figures show some of the simulation results aimed at designing the 10 kW prototype for which the use of Analog Devices SHARC DSP Processors is planned. The results are obtained with 750 V DC-link voltage, 10mH line inductance and 10 kHz clock frequency (i.e. f c ). The improved mains line currents waveforms consequent to the action of the active harmonic compensator under variational control are shown in Fig. 4 after 0. 25 s. Figure 5 shows again, with better detail, the corrected mains line currents (blue) together with their sinusoidal references i a_sin (t), i b_sin (t), i c_sin (t) (magenta) computed inside the controller as explained previously. Figure 6 shows the monolateral amplitude spectrum of the line current flowing in the mains phase a up to 2 kHz. The upper graph (blue) shows the harmonic amplitudes together with information about the fundamental and its phase displacement with respect to the related mains phase voltage. The lower graph (red) shows the harmonic amplitudes expressed in percent of the fundamental. It is possible to observe that the 13 th harmonic ( 780 Hz ) is about 5% of the fundamental while the 11 th ( 660 Hz ), 7 th ( 420 Hz ), 5 th ( 300 Hz ) are below 4%, 3% and 1.5% respectively. Fig. 7 . In practice the rate of rise and rate of fall of the synthesized currents is always limited by the available DC-link voltage. This leads sometimes to significant local deviations from the desired i γ _ref (t) in those intervals as it is clearly observable in Fig.7 . 
Ψ (t) (blue) and dΨ(t) / dt (red) computed every T c [ s ]
Such deviations are responsible for the short peaks with high-frequency content observable in the mains line currents (blue) shown in Figure 5 . These peaks may certainly be reduced by designing higher current derivatives until reasonable practical limits are reached, but they cannot be completely eliminated. Hence, from the practical point of view, it is always advisable to provide a small-size high-frequency passive filter at the mains terminal to deal with high-frequency side effects such as these. Figure 8 shows the functional Ψ (t) (blue) decreasing under the action of the variational controller which renders dΨ(t) / dt < 0 (red) for most part of the time. The functional Ψ (t) is recorded at each simulation step while dΨ(t)/dt is computed only on a discrete-time basis, every T c seconds i.e. when a clock event triggers a new quest for the next optimal switching state. Some applications of this control method where a complex dynamics is involved might require for very fast DSPs or FPGAs. This might constitute a drawback of the method at the present time but it must be realized that processors speed increases steadily, rendering such potential limit more and more negligible as the time elapses. This paper suggests a methodological approach conceived not only for the present but also projected to future potential applications involving voltage source as well as current source PWM converters.
VIII. Construction of a 10 kW Prototype
This section describes some details of a 10 kW prototype that the authors are constructing in the laboratory at the University of Wisconsin-Madison. Some of the components of the MCC are illustrated in the following pictures together with measurements aimed at estimating the DC-link inductance.
Both current source inverters in the MCC require switches with bidirectional voltage-blocking capability and the ones employed in bridge C (See Fig. 1 ) must be fully controllable also. The ready availability of two Skiip 342GD120 (1200 V, 300A) VSI intelligent modules by Semikron has satisfied the controllability requirement providing also integrated driver and protections for both bridges B and C.
Conceptually the bridge B utilizes Thyristors as switches but, in this prototype, their behavior is emulated by the software in the DSP controller that monitors the line currents and governs the IGBTs commutations. Specifically, the IGBT included in each switch of the bridge B is turned off when the line current, related to the bridge leg it belongs to, crosses the zero value.
Additional devices mounted externally to the Skiip modules are needed in order to obtain the voltage-blocking feature. This can be achieved by properly connecting one diode in series to each DC terminal of each VSI inverter leg. Such a solution requires twelve diodes in total and it has been made possible by the fact that for these Semikron modules all three terminals of each leg are externally accessible.
In both bridges B and C the commutation process between two switches involves two IGBTs and two externally mounted diodes. It is important to keep the parasitic inductance of the loop containing these devices as low as possible to avoid overvoltages during the commutation.
Because of this requirement it has been decided to utilize the medium-speed freewheeling diodes contained in four three-phase VSI bridge modules Fuji 6MBI100UB-120 (1200 V, 100 A). The three common-anode freewheeling diodes contained in one Fuji module are used for the positive rail of the Semikron VSI in bridge B. Similarly the three common-cathode diodes of a second Fuji module are used for its negative rail. The same approach is employed for the other Semikron VSI in Bridge C. Figure 9 shows the assembled group where the heatsink bearing the four Fuji modules is visible at the center and the two Semikron VSI modules are located laterally, together with their cooling fans. Figure 10 shows the area of the setup devoted to accommodate the components needed for the DC-link. The diode bridge A is visible at the bottom center between the two groups of three-phase contactors and fuses holder which are used to protect the two transformer secondaries. Part of the transformer housing is visible at the bottom right of Figure 10 . The DC-link inductor has been realized by properly connecting four electromagnetically decoupled air-gapped coils rated for 55 A DC. The four coils where grouped to form two separate inductors of equal value which have been connected independently to the two rails of the DC-link bus. This choice splits the total inductance equally between the two rails, rendering the prototype more adherent to the application fields. Indeed, not rarely, the inductance will be uniformly distributed along the entire topological DC-link loop. For example, one can mention the case when the entire DC-link inductor is realized by long interconnection cables. Figure 11 shows the four inductors vertically aligned inside a frame and their interconnections. The cables and bipolar connectors visible on the upper side of Figure 10 constitute the terminals used to connect each half-inductor to the Main Conversion Chain.
The protection of the inductor from overcurrents and overvoltages in case of fault needs to be properly considered and designed. The authors are implementing a protection scheme based on the combination of fuses acting together with a properly connected freewheeling diode at the rectifier (bridge A) side and a SCR at the inverter (bridges B and C) side. In case of any fault leading to an open circuit in the DC-link loop, the rapidly raising voltage occurring at the inverter side triggers the SCR through a proper gate circuit. Consequently the SCR, together with the freewheeling diode, provides a circulation path for the inductor current. The presence of the fuses guarantees that any overcurrent fault leads ultimately to an open circuit fault through their action. The modules mounted on the heat-sink visible at the top center of Figure 10 perform also this protection function. The effective total DC-link inductance has been measured indirectly through the direct measurements of the inductor resistance in DC (after having reached the thermal steady-state at 40 A DC-link current) and the time constant of the current decay. Figure 12 shows the exponential current decay from a steady-state DC current of 40 A to zero. It is possible to measure the time constant by positioning one cursor at the first available point at the beginning of the decay (39.7 A) and the other cursor at the instant when the current assumes the value 40⋅exp(-1) A, i.e 14.7 A. The resulting time constant shown in Figure 12 is 368 ms and the previously measured DC resistance is 0.183 Ω, therefore an inductance of 67 mH is estimated.
Anytime significant parts are assembled, the prototype is tested on a regular basis in order to identify and correct potential problems as soon as they appear. Some tests in rectification mode at full power have been completed after assembling the MCC and Fig. 13 shows some acquired waveforms described in its caption. 
IX. Conclusion
A cost-effective and rugged conversion topology conceived for the emerging high-power wind turbines has been presented together with of a description of the prototype under construction at the University of Wisconsin-Madison. The proposed topology is based on a CSI concept that exploits the intrinsic distance, inherent in the wind turbines, between the generator and the mains. The proposed solution does not require PWM modulation in the conversion of the average power allowing the use of inexpensive and rugged Thyristors. At the same time, it guarantees unity fundamental power factor and somewhat reduced harmonic content without filtering action. Further harmonic reduction is provided by an active harmonic compensator whose possible failure does not impede the full power operation of the turbine. The active harmonic compensator is controlled via a newly proposed carrierless variational method capable of real-time, true feedback, operation.
